Performance benchmark of LHCb code on state-of-the-art x86 architectures

Daniel Hugo Cámpora Pérez*, Niko Neufeld, Rainer Schwemmer

*Corresponding author for this work

Research output: Contribution to journalArticleAcademicpeer-review


For Run 2 of the LHC, LHCb is replacing a significant part of its event filter farm with new compute nodes. For the evaluation of the best performing solution, we have developed a method to convert our high level trigger application into a stand-alone, bootable benchmark image. With additional instrumentation we turned it into a self-optimising benchmark which explores techniques such as late forking, NUMA balancing and optimal number of threads, i.e. it automatically optimises box-level performance. We have run this procedure on a wide range of Haswell-E CPUs and numerous other architectures from both Intel and AMD, including also the latest Intel micro-blade servers. We present results in terms of performance, power consumption, overheads and relative cost.
Original languageEnglish
Article number092022
Number of pages8
JournalJournal of Physics: Conference Series
Issue number9
Publication statusPublished - 1 Dec 2015
Externally publishedYes


Dive into the research topics of 'Performance benchmark of LHCb code on state-of-the-art x86 architectures'. Together they form a unique fingerprint.

Cite this